

10G XFP ER Optical Transceiver PN: OP8940 Product Specification

Features:

- Support multi protocol from 9.95Gb/s to 11.3Gb/s
- ♦ Hot pluggable 30 pin connector
- ♦ Compliant with XFP MSA
- ♦ Transmission distance of 40km over single mode fiber
- ♦ Cooled EML laser transmitter.
- ♦ Duplex LC connector
- ♦ 2-wire interface for management and diagnostic monitor
- ♦ Power supply voltages : +3.3V, +5V
- ♦ Temperature range 0° C to 70° C

- ♦ Power dissipation: <3.0W
- ♦ RoHS Compliant

Applications:

- ♦ 10GBASE-ER/EW Ethernet
- ♦ SONET OC-192/SDH STM-64
- ♦ 40km 10G FC
- ♦ Other optical links

Description:

OPWAY' OP8940 Small Form Factor 10Gb/s (XFP) transceivers are compliant with the current XFP Multi-Source Agreement (MSA) Specification. The high performance cooled 1550nm EML transmitter and high sensitivity PIN receiver provide superior performance for Multiple applications at up to 40km links.



• Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit
Storage Temperature	T _{ST}	-40	+85	°C
Operating Tempature	T _{OP}	0	+70	°C
Supply Voltage	V _{CC3}	-0.5	+4.0	V
Supply Voltage 2	V _{CC5}	-0.5	+6.0	V

• Electrical Characteristics

Parameter	Symbol	Min	Тур	Max	Unit	Note
Supply Voltage 1	Vcc5	4.75		5.25	V	
Supply Voltage 2	Vcc3	3.13		3.45	V	
Supply Current – Vcc5 supply	Icc5			170	mA	
Supply Current – Vcc3 supply	Icc3			550	mA	
Module total power	Р			3	W	
Transmitter						
Input differential impedance	Rin		100		Ω	1
Differential data input swing	Vin,pp	100		1000	mV	
Transmit Disable Voltage	VD	2.0		Vcc	V	
Transmit Enable Voltage	VEN	GND		GND+ 0.8	V	
Receiver						
Differential data output swing	Vout,pp	100		860	mV	
LOS Fault	VLOS fault	Vcc - 0.5		VccHOST	V	2
LOS Normal	VLOS norm	GND		GND+0.4	V	2

Notes:

1. Connected directly to TX data input pins. AC coupling from pins into laser driver IC.

2. LOS is an open collector output. Should be pulled up with $4.7k - 10k\Omega$ on the host board. Normal operation is logic 0; loss of signal is logic 1.

• Optical Characteristics

Parameter	Symbol	Min	Тур	Max	Unit	Ref.
Transmitter						
Operating Date Rate	BR	9.95		11.3	Gb/s	
Optical Wavelength	λ	1530	1550	1565	nm	
RMS Spectral Width	λ_{RMS}			1	nm	
Side Mode Suppression Ratio	SMSR	30			dB	
Launch Power	Pout	-1		+4	dBm	
Average Launch power of OFF Transmitter	P _{OFF}			-30	dBm	
Optical Extinction Ratio	ER	8.2			dB	
Receiver						
Operating Date Rate	BR	9.95		11.3	Gb/s	
Optical Center Wavelength	$\lambda_{\rm C}$	1260		1620	nm	
Receiver Sensitivity	Sen			-16	dBm	1
Input Saturation Power(Overload)	Sat	0			dBm	
LOS Assert	LOSA	-30			dBm	
LOS De-Assert	LOS _D			-17	dBm	
LOS Hysteresis	LOS _H	0.5			dB	

Opway Communication Inc.

OPWAY communication

Notes:

1. Measured with a PRBS 2^{31} -1 test pattern, @10.3125Gb/s, BER < 10^{-12} .

• Pin Assignment




Diagram of Host Board Connector Block Pin Numbers and Names

• Pin Description

Pin	Logic	Symbol	Name/Description	
1		GND	Module Ground	1
2		VEE5	Optional –5.2 Power Supply	
3	LVTTL-I	Mod-Desel	Module De-select; When held low allows the module to respond to 2-wire serial interface	
4	LVTTL-O	Interrupt	Interrupt (bar); Indicates presence of an important condition which can be read over the serial 2-wire interface	2
5	LVTTL-I	TX_DIS	Transmitter Disable; Turns off transmitter laser output	
6		VCC5	+5 Power Supply	
7		GND	Module Ground	1

Opway Communication Inc.



8		VCC3	+3.3V Power Supply	
9		VCC3	+3.3V Power Supply	
10	LVTTL- I/O	SCL	2-Wire Serial Interface Clock	2
11	LVTTL- I/O	SDA	2-Wire Serial Interface Data Line	2
12	LVTTL-O	Mod_Abs	Indicates Module is not present. Grounded in the Module	2
13	LVTTL-O	Mod_NR	Module Not Ready; Indicating Module Operational Fault	2
14	LVTTL-O	RX_LOS	Receiver Loss of Signal indicator	2
15		GND	Module Ground	1
16		GND	Module Ground	1
17	CML-O	RD-	Receiver inverted data output	
18	CML-O	RD+	Receiver non-inverted data output	
19		GND	Module Ground	1
20		VCC2	+1.8V Power Supply – Not required	
21	LVTTL-I	P_Down/RST	Power down; When high, requires the module to limit power consumption to 1.5W or below. 2-Wire serial interface must be functional in the low power mode.	
			Reset; The falling edge initiates a complete reset of the module including the 2-wire serial interface, equivalent to a power cycle.	
22		VCC2	+1.8V Power Supply – Not required	
23		GND	Module Ground	1
24	PECL-I	RefCLK+	Reference Clock non-inverted input, AC coupled on the host board – Not required	3
25	PECL-I	RefCLK-	Reference Clock inverted input, AC coupled on the host board – Not required	3
26		GND	Module Ground	1
27		GND	Module Ground	1
28	CML-I	TD-	Transmitter inverted data input	
29	CML-I	TD+	Transmitter non-inverted data input	
30		GND	Module Ground	1

Note

1. Module circuit ground is isolated from module chassis ground within the module.

2. Open collector; should be pulled up with 4.7k - 10k ohms on host board to a voltage between 3.15V and 3.6V. 3. A Reference Clock input is not required .

• Digital Diagnostic Functions

As defined by the XFP MSA 1, Opway's XFP transceivers provide digital diagnostic functions via a 2-wire serial interface, which allows real-time access to the following operating parameters:

- ✓ Transceiver temperature
- ✓ Laser bias current
- ✓ Transmitted optical power
- ✓ Received optical power
- ✓ Transceiver supply voltage


It also provides a sophisticated system of alarm and warning flags, which may be used to alert end-users when particular operating parameters are outside of a factory-set normal range.

The operating and diagnostics information is monitored and reported by a Digital Diagnostics Transceiver Controller (DDTC) inside the transceiver, which is accessed through the 2-wire serial interface. When the serial protocol is activated, the serial clock signal (SCL pin) is generated by the host. The positive edge clocks data into the XFP transceiver into those segments of its memory map that are not write-protected. The negative edge clocks data from the XFP transceiver. The serial data Opway Communication Inc. www.opwaytech.com Page 4 of 7




signal (SDA pin) is bi-directional for serial data transfer. The host uses SDA in conjunction with SCL to mark the start and end of serial protocol activation. The memories are organized as a series of 8-bit data words that can be addressed individually or sequentially. The 2-wire serial interface provides sequential or random access to the 8 bit parameters, addressed from 000h to the maximum address of the memory.

For more detailed information including memory map definitions, please see the XFP MSA Specification.






• Recommended Circuit




Recommended Host Board Power Supply Circuit



Recommended High-speed Interface Circuit



• Mechanical Dimensions(Unit:mm)



• Document Revision

Version No.	Date	Reviser	Description
V1.0	2023-11-16	Kevin	Initial issued

OPWAY reserves the right to make changes to the products or information contained herein without notice. No liability is assumed as a result of their use or application. No rights under any patent

accompany the sale of any such products or information.

Published by OPWAY Communication Inc.

Copyright © OPWAY

All Rights Reserved