



Features:

- ✧ Compliant with QSFP-DD MSA Specification Rev 3.4;
- ✧ SFF-8679 electrical interface compliant;
- ✧ SFF-8636 management interface support;
- ✧ Support 25G NRZ electrical data rates/channel;
- ✧ I2C for EEPROM communication;
- ✧ Pull to Release latch design;
- ✧ Excellent EMI/EMC performance 360 degree cable shield termination;
- ✧ Advantage dual side pre-solder automated

- assembly technologies;
- ✧ Low loss, stronger mechanical features, more flexible;
- ✧ QSFP-DD modules will be backwards compatible, allowing them to support existing QSFP modules and provide flexibility for end users and system designers;

Applications:

- ✧ Data center & Networking Equipment
- ✧ Servers/Storage Devices
- ✧ High Performance Computing (HPC)
- ✧ Switches/Routers

Standards Compliance

- ✧ IEEE802.3Bj,IEEE802.3CD
- ✧ RoHS Compliant

● Ordering information

Part Number	SPEED	Specifications			Categories
		Length(mm)	Gauge(awg)	Tolerance (mm)	
OPDHT0.5	200G	0.5	30	±15	QSFP-DD TO QSFP-DD
OPDHT1	200G	1.0	30	±25	
OPDHT1.5	200G	1.5	30	±30	
OPDHT2	200G	2.0	28	±35	
OPDHT2.5	200G	2.5	28	±35	
OPDHT3	200G	3.0	26	±45	


● Product Description:

In an effort to keep up with the demands of higher performance and increasing amounts of memory bus bandwidth, OPWAY designers are working to revise, extend and update the solution. OPWAY 200G QSFP-DD passive cable assembly can provide new generation performance of QSFP by higher data transfer rate. At the same time, OPWAY QSFP-DD cable choose dual side drain cable and self-designed PCBA, provide low loss, less skew and better NEXT. 360 degree EMI crimping

shielding and Zinc Die-cast shell designing make the product high-performance. And all the designing is based on the industry standard specifications, such as SFF-8679, SFF-8636 and QSFP-DD MSA specification rev 4.0.

● Schematic:

WIRING TABLE---QSFP-DD TO QSFP-DD



● Cable Assembly Characteristics
 QSFP-DD TO QSFP-DD




Figure 1 QSFP-DD TO QSFP-DD Mechanical Structure

● Electrical Design

The electrical design of the QSFP-DD cable assembly is fully compliant to QSFP-DD Hardware Rev4.0 specifications. The electrical design included: a low loss design printed circuit board, DC block capacitances in the Rx channel, and EEprom chips for the management. Pin layout and function definition are shown in Figure 2 and Table 1.




Figure 2 QSFP-DD Pin Define

Table 1 QSFP-DD Pin Function Definition

Pin	Logic	Symbol	Name/Description	Notes
1		GND	Ground	1
2	CML-I	Tx2n	Transmitter Inverted Data Input	
3	CML-I	Tx2p	Transmitter Non-Inverted Data Input	
4		GND	Ground	1
5	CML-I	Tx4n	Transmitter Inverted Data Input	
6	CML-I	Tx4p	Transmitter Non-Inverted Data Input	
7		GND	Ground	1
8	LVTTL-I	ModSelL	Module Select	
9	LVTTL-I	ResetL	Module Reset	
10		VccRx	+3.3V Power Supply Receiver	2
11	LVC MOS-I/O	SCL	2-wire serial interface clock	
12	LVC MOS-I/O	SDA	2-wire serial interface data	
13		GND	Ground	1
14	CML-O	Rx3p	Receiver Non-Inverted Data Output	
15	CML-O	Rx3n	Receiver Inverted Data Output	
16		GND	Ground	1
17	CML-O	Rx1p	Receiver Non-Inverted Data Output	

18	CML-O	Rx1n	Receiver Inverted Data Output	
19		GND	Ground	1
20		GND	Ground	1
21	CML-O	Rx2n	Receiver Inverted Data Output	
22	CML-O	Rx2p	Receiver Non-Inverted Data Output	
23		GND	Ground	1
24	CML-O	Rx4n	Receiver Inverted Data Output	
25	CML-O	Rx4p	Receiver Non-Inverted Data Output	
26		GND	Ground	1
27	LVTTL-O	ModPrsL	Module Present	
28	LVTTL-O	IntL	Interrupt	
29		VccTx	+3.3V Power Supply Transmitter	2
30		VccI	+3.3V Power Supply	2
31	LVTTL-I	InitMode	Initialization mode; In legacy QSFP applications, the InitMode pad is called LPMODE	
32		GND	Ground	1
33	CML-I	Tx3p	Transmitter Non-Inverted Data Input	
34	CML-I	Tx3n	Transmitter Inverted Data Input	
35		GND	Ground	1
36	CML-I	Tx1p	Transmitter Non-Inverted Data Input	
37	CML-I	Tx1n	Transmitter Inverted Data Input	
38		GND	Ground	1
39		GND	Ground	1
40	CML-I	Tx6n	Transmitter Inverted Data Input	
41	CML-I	Tx6p	Transmitter Non-Inverted Data Input	
42		GND	Ground	1
43	CML-I	Tx8n	Transmitter Inverted Data Input	
44	CML-I	Tx8p	Transmitter Non-Inverted Data Input	
45		GND	Ground	1
46		Reserved	For future use	3
47		VS1	Module Vendor Specific 1	3
48		VccRx1	3.3V Power Supply	2
49		VS2	Module Vendor Specific 2	3
50		VS3	Module Vendor Specific 3	3
51		GND	Ground	1
52	CML-O	Rx7p	Receiver Non-Inverted Data Output	
53	CML-O	Rx7n	Receiver Inverted Data Output	
54		GND	Ground	1
55	CML-O	Rx5p	Receiver Non-Inverted Data Output	
56	CML-O	Rx5n	Receiver Inverted Data Output	
57		GND	Ground	1
58		GND	Ground	1
59	CML-O	Rx6n	Receiver Inverted Data Output	
60	CML-O	Rx6p	Receiver Non-Inverted Data Output	
61		GND	Ground	1
62	CML-O	Rx8n	Receiver Inverted Data Output	

63	CML-O	Rx8p	Receiver Non-Inverted Data Output	
64		GND	Ground	1
65		NC	No Connect	3
66		Reserved	For future use	3
67		VccTx1	3.3V Power Supply	2
68		Vcc2	3.3V Power Supply	2
69		Reserved	For future use	3
70		GND	Ground	1
71	CML-I	Tx7p	Transmitter Non-Inverted Data Input	
72	CML-I	Tx7n	Transmitter Inverted Data Input	
73		GND	Ground	1
74	CML-I	Tx5p	Transmitter Non-Inverted Data Input	
75	CML-I	Tx5n	Transmitter Inverted Data Input	
76		GND	Ground	1

Note 1: QSFP-DD uses common ground (GND)for all signals and supply (power). All are common within the QSFP-DD module and all module voltages are referenced to this potential unless otherwise noted. Connect these directly to the host board signal-common ground plane.


Note 2: VccRx, VccRx1, Vcc1, Vcc2, VccTx and VccTx1 shall be applied concurrently. Requirements defined for the host side of the Host Card Edge Connector are listed in Table 6. VccRx, VccRx1, Vcc1, Vcc2, VccTx and VccTx1 may be internally connected within the module in any combination. The connector Vcc pins are each rated for a maximum current of 1000 mA.

Note 3: All Vendor Specific, Reserved and No Connect pins may be terminated with 50 ohms to ground on the host. Pad 65 (No Connect) shall be left unconnected within the module. Vendor specific and Reserved pads shall have an impedance to GND that is greater than 10 kOhms and less than 100 pF.

Note 4: Plug Sequence specifies the mating sequence of the host connector and module. The sequence is 1A, 2A, 3A, 1B, 2B, 3B. (see Figure 2 for pad locations) Contact sequence A will make, then break contact with additional QSFP-DD pads. Sequence 1A, 1B will then occur simultaneously, followed by 2A, 2B, followed by 3A,3B.

● Bulk Cable Characteristics

The structure of the cable is shown as the figure , the characteristics of the bulk cable are listed below.



SECTIONAL DRAWING:

✧ Voltage rating: 30V

- ✧ Temperature rating: 80°C;
- ✧ Impedance: Differential mode: 100 +5/-5 ohm @TDR;
- ✧ Delay Skew(INTRA-SKEW): 30ps/5m max;
- ✧ Signal Twin-ax pair cable: Solid Ag plated copper conductor;
- ✧ Braid shielding coverage 85% min.
- ✧ Jacket material: PVC

● **Qualification Requirement Characteristics**

ITEM		REQUIREMENT							TEST CONDITION																											
Differential Impedance	Cable Impedance	105+5/-10Ω							Rise time of 25ps (20 % - 80 %).																											
	Paddle Card Impedance	100±10Ω																																		
	Cable Termination Impedance	100±15Ω																																		
Differential (Input/Output)Return loss S _{DD11} /S _{DD22}		$\left\{ \begin{array}{ll} 16.5-2\sqrt{f} & 0.05 \leq f < 4.1 \\ 10.66-14\log_{10}(f/ 5.5) & 4.1 \leq f \leq 19 \end{array} \right\}$							10MHz ≤ f ≤ 19GHz																											
Differential to common-mode (Input/Output)Return loss S _{CD11} /S _{CD22}		$\left\{ \begin{array}{ll} 22-(20/25.78)f & 0.01 \leq f < 12.89 \\ 15-(6/25.78)f & 12.89 \leq f \leq 19 \end{array} \right\}$							10MHz ≤ f ≤ 19GHz																											
Common-mode to Common-mode (Input/Output)Return loss S _{CC11} /S _{CC22}		$Return_loss(f) \geq 2dB \quad 0.2 \leq f \leq 19$ <p style="text-align: center;">Where is the frequency in GHz Return_loss(f) is the common-mode to common-mode return loss at frequency f</p>							10MHz ≤ f ≤ 19GHz																											
Differential Insertion Loss (S _{DD21} Max.)		<table border="1" style="border-collapse: collapse; text-align: center;"> <tr> <td style="border: none;">F AWG</td> <td>1.25G Hz</td> <td>2.5GH z</td> <td>5.0 GH z</td> <td>7.0GHz</td> <td>10Ghz</td> <td>12.89Ghz</td> </tr> <tr> <td style="border: none;">30(1m) Max.</td> <td>4.5dB</td> <td>5.4dB</td> <td>6.3 dB</td> <td>7.5dB</td> <td>8.5dB</td> <td>10.5dB</td> </tr> <tr> <td style="border: none;">30/28(3 m)Max.</td> <td>7.5dB</td> <td>9.5dB</td> <td>12. 2d B</td> <td>14.8dB</td> <td>18.0d B</td> <td>21.5dB</td> </tr> <tr> <td style="border: none;">26(3m) Max.</td> <td>5.7dB</td> <td>7.2dB</td> <td>9.9 dB</td> <td>11.9dB</td> <td>14.1d B</td> <td>16.5dB</td> </tr> </table>	F AWG	1.25G Hz	2.5GH z	5.0 GH z	7.0GHz	10Ghz	12.89Ghz	30(1m) Max.	4.5dB	5.4dB	6.3 dB	7.5dB	8.5dB	10.5dB	30/28(3 m)Max.	7.5dB	9.5dB	12. 2d B	14.8dB	18.0d B	21.5dB	26(3m) Max.	5.7dB	7.2dB	9.9 dB	11.9dB	14.1d B	16.5dB						10MHz ≤ f ≤ 19GHz
F AWG	1.25G Hz	2.5GH z	5.0 GH z	7.0GHz	10Ghz	12.89Ghz																														
30(1m) Max.	4.5dB	5.4dB	6.3 dB	7.5dB	8.5dB	10.5dB																														
30/28(3 m)Max.	7.5dB	9.5dB	12. 2d B	14.8dB	18.0d B	21.5dB																														
26(3m) Max.	5.7dB	7.2dB	9.9 dB	11.9dB	14.1d B	16.5dB																														
Differential to common-mode Conversion Loss-Differential Insertion Loss(S _{CD21} -S _{DD21})		$\left\{ \begin{array}{ll} 10 & 0.01 \leq f < \\ 12.89 & \\ 27-(29/22)f & 12.89 \leq f < \end{array} \right\}$							10MHz ≤ f ≤ 19GHz																											
MDNEXT(multiple disturber near-end crosstalk)		≥26dB @12.89GHz							10MHz ≤ f ≤ 19GHz																											

OPWAY reserves the right to make changes to the products or information contained herein without notice. No liability is assumed as a result of their use or application. No rights under any patent accompany the sale of any such products or information.

Published by Shenzhen OPWAY Communication Co., Ltd.

Copyright © OPWAY

All Rights Reserved